J4

CON64MLDC

LDERR 5 LDERR_N
LDOWN 7 LDOWN_N
LWEN 14 LWEN_N
LCTRL 19 LCTRL_N
LCLK 11 LCLK

LD31 21 LD<31> 31
LD30 24 LD<30> 30
LD29 25 LD<29> 29
LD28 26 LD<28> 28
LD27 27 LD<27> 27
LD26 29 LD<26> 26
LD25 30 LD<25> 25
LD24 32 LD<24> 24
LD23 33 LD<23> 23
LD22 34 LD<22> 22
LD21 35 LD<21> 21
LD20 37 LD<20> 20
LD19 38 LD<19> 19
LD18 40 LD<18> 18
LD17 41 LD<17> 17
LD16 42 LD<16> 16
LD15 43 LD<15> 15
LD14 45 LD<14> 14
LD13 46 LD<13> 13
LD12 48 LD<12> 12
LD11 49 LD<11> 11
LD10 50 LD<10> 10
LD9 51 LD<9> 9
LD8 53 LD<8> 8
LD7 54 LD<7> 7
LD6 56 LD<6> 6
LD5 57 LD<5> 5
LD4 58 LD<4> 4
LD3 59 LD<3> 3
LD2 61 LD<2> 2
LD1 62 LD<1> 1
LD0 64 LD<0> 0

LD<31..0>

UXOFF_N 10 UXOFF
URESET_N 15 URESET
UTDO_N 18 UTDO
UDW<1> 17 UDW1
UDW<0> 20 UDW0
URL<3> 1 URL3
URL<2> 2 URL2
URL<1> 4 URL1
URL<0> 6 URL0

VCC SMD 6.8UF C12 GND
VCC SMD 6.8UF C11 GND

0 = TEST PATTERN
1 = WALKING ONE
2 = WALKING ZERO
3 = AD - 1
4 = AD - 50
5 = RANDOM
6 = RANDOM NO CNTL
7 = RANDOM ALL CNTL
8 = ROB <1 LENGTH>
9 = ROB <4 LENGTHS>

VCC 1K R52 R54 R53 R51
SW_PATT8 15
SW_PATT4 14
SW_PATT2 13
SW_PATT1 12
SW1 ERG10412
PATTERN TYPE

0 = RUN
1 = SINGLE STEP
2 = SINGLE BLOCK
3 = EVERY 2
4 = EVERY 4
5 = EVERY 8
6 = EVERY 16
7 = EVERY 32
8 = EVERY 64
9 = EVERY 128

VCC 1K R56 R58 R57 R55
SW_DUTY8 11
SW_DUTY4 10
SW_DUTY2 9
SW_DUTY1 8
SW2 ERG10412
DUTY TYPE

0 = 0 WORDS
1 = 1 WORD
2 = 4 WORDS
3 = 16 WORDS
4 = 64 WORDS
5 = 256 WORDS
6 = 1 KWORD
7 = 2 KWORDS
8 = 4 KWORDS
9 = 8 KWORDS

VCC 1K R60 R62 R61 R59
SW_LEN8 7
SW_LEN4 6
SW_LEN2 5
SW_LEN1 4
SW3 ERG10412
BLOCK LENGTH

0 = 40 MHZ
1 = 20 MHZ
2 = 10 MHZ
3 = 5 MHZ
4 = 2.5 MHZ
5 = 1.25 MHZ
6 = 400 KHZ
7 = 200 KHZ
8 = 100 KHZ
9 = 0.5 HZ-20 MHZ

VCC 1K R64 R66 R65 R63
SW_FREQ8 3
SW_FREQ4 2
SW_FREQ2 1
SW_FREQ1 0
SW4 ERG10412
CLOCK FREQUENCY

ROT_SWITCHES<15..0>

ST3 ST4 ST5 ST6 ST7 ST8 ST9 ST10
VCC 1K R69 R70 R71 R72 R73 R74 R75 R76
PAR1 PG0 PG1 PG2 PG3 PG4 PG5 PG6 PG7

PATTERN GENERATOR
J5
VROUD2X10
GND

PATT_GEN<0> 0
PATT_GEN<1> 1
PATT_GEN<2> 2
PATT_GEN<3> 3
PATT_GEN<4> 4
PATT_GEN<5> 5
PATT_GEN<6> 6
PATT_GEN<7> 7
PATT_GEN<7..0>

RUN_LED_BUF
COMES FROM INVERTING BUFFER
VCC 1K R92 R91
DIGITAST_L
SW11
STEP3
STEP2
GND
START/STOP STEP

VCC 390 R87
DIGITAST_L
VCC 1K R89 R88
SW10
INJ3
INJ2
GND
INJ_ERR_LED
COMES DIRECTLY FROM ALTERA
INJECT ERROR

LDOWN
VCC 1K R84 R86
SECME1K2
LDOWN3
LDOWN2
GND
SW9

DATA ERROR
VCC 1K R78 R80
SECME1K2
DERR3
DERR2
GND
SW6

CNTL ERROR
VCC 1K R81 R82
SECME1K2
CERR3
CERR2
GND
SW7

FEMB / LDC
VCC 1K R83 R85
SECME1K2
FEMB3
FEMB2
GND
SW8

BLOCK / WORD ERROR DET.
VCC 1K R77 R79
SECME1K2
BLOCK3
BLOCK2
GND
SW5

LOGIC STATE ANALYZER
CONTROL SIGNALS

J1
VROUD2X10

LCLK
LDERR_N
LDOWN_N
UTDO_N
LCTRL_N
UDW<0>
URL<2>
URL<0>
ST1
ST2
UXOFF_N
URESET_N
LWEN_N
UDW<1>
URL<3>
URL<1>
GND

LD<31..0>

LD<31..16>
J3
VROUD2X10
LD<31> 31
LD<30> 30
LD<29> 29
LD<28> 28
LD<27> 27
LD<26> 26
LD<25> 25
LD<24> 24
LD<23> 23
LD<22> 22
LD<21> 21
LD<20> 20
LD<19> 19
LD<18> 18
LD<17> 17
LD<16> 16
GND

LD<15..0>
J2
VROUD2X10
LD<15> 15
LD<14> 14
LD<13> 13
LD<12> 12
LD<11> 11
LD<10> 10
LD<9> 9
LD<8> 8
LD<7> 7
LD<6> 6
LD<5> 5
LD<4> 4
LD<3> 3
LD<2> 2
LD<1> 1
LD<0> 0
GND

PCB 680-1110-550-A

DRAWING SLIDAS
LAST_MODIFIED=Thu Apr 10 14:11:38 1997

REF: SLIDAS.LOGIC.1.1

CERN CN/CE
DIV. ECP EDU/DQ
1211 GENEVA 23
SWITZERLAND

TITLE: S-LINK DATA SOURCE
ABBREV: SLIDAS
PAGE: 1/3
FILE: S-LINK/SLIDAS/PCB/680-1110-550A/SLIDAS/LOGIC.1.1
DESSIN: PH.BRODIER-Y.
ETUDE:
DATE: