

PROMD	C1	TTCRX3BGA144	E5	PROMCLK
JTAGDI	H4	PROM D	D3	PROM_RESET
JTAGTMS	J3	TDI	D2	TTCREADY
JTAGTCK	K1	TMS	J1	JTAGTDO
JTAGTRST_B	M2	TCK	K4	SERIAL_B_CHANNEL
RESET_B	C2	TRSR_B	LB	BCNT<11-0>
	F1	RESET_B	M9	BCNTRES
	G1	IN		BCNTRES
		IN_B		BCST<7-2>
CLOCK40	H11	CLOCK40	D10	BRCSTSTR1
CLOCK40DES1	G12	CLOCK40DES1	K12	BRCSTSTR2
CLOCK40DES2	F12	CLOCK40DES2		SUBADDR<7-0>
CLOCKLIACCEPT	F8	CLOCKLIACC		DO<3-0>
LIACCEPT	J8	LIACCEPT		DO<3-0>
SCL	H3	SCL	A6	DOUT<7-0>
SDA	J2	SDA		
SINERRSTR	E9	SINERRSTR		
DBERRSTR	C12	DBERRSTR		
		EUCNTHSTR		
		EUCNTLSTR		
		EUCNTR5		
		AVDD		
		AVDD		
		AVDD		

DIRECT SIGNAL PATH HAS TO BE SHORT, CLOSED TOGETHER, SYMMETRICAL

OPTICAL CONNECTOR AND CHIP CENTRED ON BOARD

NM0 AND NM1 SHOULD BE SET TO GND FOR NORMAL OPERATION

EDMS REF: 311372 VERSION: 1 PCB: ECP 680-1102-630B SYSTEM: CADENCE 97A


REF: ECP 680-1102-630B

TITLE: TTCRX3 DMILL BGA 144 BOARD

ABBREV: PAGE:

LAST_MODIFIED=Thu Apr 19 14:57:47 2001

DESSIN: MURER E. ETUDE: TOIFL TH. DATE: 19/04/01



IT-CE DIV. 1211 GENEVA 23 SWITZERLAND